|
|
- LIBRARY IEEE;
- USE IEEE.STD_LOGIC_1164.ALL;
- ENTITY mux41 IS
-
- PORT
- (
- a,b,c,d : IN STD_LOGIC;
- s0,s1 : IN STD_LOGIC;
-
- y : OUT STD_LOGIC
- );
- END ;
- ARCHITECTURE a OF mux41 IS
- SIGNAL S : STD_LOGIC_VECTOR(1 DOWNTO 0);
-
- BEGIN
- S<=s1&s0;
- process (s1,s0)
- begin
- case (S)is
- when "00" =>y<=a;
- when "01" =>y<=b;
- when "10" =>y<=c;
- when "11" =>y<=d;
- end case;
- end process;
- END a;
全部資料51hei下載地址：
asd.rar
(96.07 KB, 下載次數(shù): 17)
2018-3-28 11:43 上傳
點擊文件名下載附件
fpga 4 四選一
|
|
