|
|
參考附件
全部資料51hei下載地址：
C.zip
(233.55 KB, 下載次數(shù): 28)
2018-7-14 09:13 上傳
點擊文件名下載附件
File Name Description
----------------------------------------------------------------------------------------
MSP430F55xx_1.c Toggle P1.0/LED
MSP430F55xx_adc_01.c ADC12, Sample A0, Set P1.0 if A0 > 0.5*AVcc
MSP430F55xx_adc_02.c ADC12, Using the Internal Reference
MSP430F55xx_adc_05.c ADC12, Using an External Reference
MSP430F55xx_adc_06.c ADC12, Repeated Sequence of Conversions
MSP430F55xx_adc_07.c ADC12, Repeated Single Channel Conversions
MSP430F55xx_adc_08.c ADC12, Using A8 and A9 Ext Channels for Conversion
MSP430F55xx_adc_09.c ADC12, Sequence of Conversions (non-repeated)
MSP430F55xx_adc_10.c ADC12, Sample A10 Temp and Convert to oC and oF
MSP430F55xx_compB_01.c COMPB output Toggle in LPM4;
MSP430F55xx_compB_02.c COMPB output Toggle from LPM4; input channel CB1;
MSP430F55xx_compB_03.c COMPB interrupt capability;
MSP430F55xx_compB_04.c COMPB Toggle from LPM4; Ultra low power mode;
MSP430F55xx_compB_05.c COMPB Hysteresis, CBOUT Toggle in LPM4; High speed mode
MSP430F55xx_compB_06.c COMPB and TIMERAx interaction (TA0.1, TA1.1)
MSP430F55xx_dma_01.c DMA0, Repeated Block to-from RAM, Software Trigger
MSP430F55xx_dma_02.c DMA0, Repeated Block UCA1UART 9600, TACCR2, ACLK
MSP430F55xx_dma_03.c SPI TX & RX using DMA0 & DMA1 Single Transfer in Fixed Address Mode
MSP430F55xx_dma_04.c DMA0, Single transfer using ADC12 triggered by TimerB
MSP430F55xx_flashwrite_01.c Single-Byte Flash In-System Programming, Copy SegC to SegD
MSP430F55xx_flashwrite_02.c Flash In-System Programming w/ Long-Word write at 0x1800
MSP430F55xx_flashwrite_03.c Bank Erase from a Block while Executing Code from Another Block.
MSP430F55xx_LPM3_01.c Enters LPM3 with ACLK = LFXT1, REF0 disabled, VUSB LDO and SLDO disabled, SVS disabled
MSP430F55xx_LPM3_02.c Enters LPM3 (ACLK = VLO)
MSP430F55xx_LPM4.c Enters LPM4
MSP430F55xx_NMI.c NMI on a high-to-low transition on the RST/NMI pin from LPM4
MSP430F55xx_OF_LFXT1_nmi.c LFXT1 Oscillator Fault Detection
MSP430F55xx_P1_01.c Software Poll P1.4, Set P1.0 if P1.4 = 1
MSP430F55xx_P1_02.c Software Port Interrupt Service on P1.4 from LPM4 with Internal Pull-up Resistance Enabled
MSP430F55xx_P1_03.c Software Port Interrupt Service on P1.4 from LPM4
MSP430F55xx_PA_05.c Write a Word to Port A (Port1+Port2)
MSP430F55xx_PB_05.c Write a Word to Port B (Port3+Port4)
MSP430F55xx_PortMap_01.c Port Mapping Port4; Single runtime configuration
MSP430F55xx_PortMap_02.c Port Mapping single function to multiple pins; Single runtime configuration.
MSP430F55xx_PortMap_03.c Port Map single function to multiple pins; Multiple runtime configurations
MSP430F55xx_refctl_adc_02.c ADC12, Using REFCTL0 control register to configure internal reference
MSP430F55xx_ta0_02.c Timer0_A5, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
MSP430F55xx_ta0_04.c Timer0_A5, Toggle P1.0, Overflow ISR, 32kHz ACLK
MSP430F55xx_ta0_16.c Timer0_A5, PWM TA1.1-2, Up Mode, DCO SMCLK
MSP430F55xx_ta0_17.c Timer0_A5, PWM TA1.1-2, Up Mode, 32kHz ACLK
MSP430F55xx_ta1_01.c Timer1_A3, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
MSP430F55xx_ta1_02.c Timer1_A3, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
MSP430F55xx_ta1_03.c Timer1_A3, Toggle P1.0, Overflow ISR, DCO SMCLK
MSP430F55xx_ta1_04.c Timer1_A3, Toggle P1.0, Overflow ISR, 32kHz ACLK
MSP430F55xx_ta1_05.c Timer1_A3, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
MSP430F55xx_ta1_11.c Timer1_A3, Toggle P1.7/TA1.0, Up Mode, 32kHz ACLK
MSP430F55xx_ta1_13.c Timer1_A3, Toggle P1.7/TA1.0, Up/Down Mode, DCO SMCLK
MSP430F55xx_ta1_14.c Timer1_A3, Toggle P1.7/TA1.0, Up/Down Mode, 32kHz ACLK
MSP430F55xx_ta1_16.c Timer1_A3, PWM TA1.1-2, Up Mode, DCO SMCLK
MSP430F55xx_ta1_17.c Timer1_A3, PWM TA1.1-2, Up Mode, 32kHz ACLK
MSP430F55xx_ta1_19.c Timer1_A3, PWM TA1.1-2, Up/Down Mode, DCO SMCLK
MSP430F55xx_ta1_20.c Timer1_A3, PWM TA1.1-2, Up/Down Mode, 32kHz ACLK
MSP430F55xx_ta2_01.c Timer2_A3, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
MSP430F55xx_ta2_03.c Timer2_A3, Toggle P1.0, Overflow ISR, DCO SMCLK
MSP430F55xx_ta2_08.c Timer2_A3, Toggle P1.0;P2.3-5, Cont. Mode ISR, 32kHz ACLK
MSP430F55xx_ta2_14.c Timer2_A3, Toggle P2.3/TA2.0, Up/Down Mode, 32kHz ACLK
MSP430F55xx_ta2_19.c Timer2_A3, PWM TA1.1-2, Up/Down Mode, DCO SMCLK
MSP430F55xx_tb_01.c Timer_B, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK
MSP430F55xx_tb_02.c Timer_B, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK
MSP430F55xx_tb_03.c Timer_B, Toggle P1.0, Overflow ISR, DCO SMCLK
MSP430F55xx_tb_04.c Timer_B, Toggle P1.0, Overflow ISR, 32kHz ACLK
MSP430F55xx_tb_05.c Timer_B, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK
MSP430F55xx_tb_10.c Timer_B, PWM TB1-6, Up Mode, DCO SMCLK
MSP430F55xx_UCS_01.c Software Toggle P1.1 at Default DCO
MSP430F55xx_UCS_02.c Software Toggle P1.1 with 8MHz DCO
MSP430F55xx_UCS_03.c Software Toggle P1.1 with 12MHz DCO
MSP430F55xx_UCS_04.c FLL+, Runs Internal DCO at 2.45MHz
MSP430F55xx_UCS_05.c VLO sources ACLK
MSP430F55xx_UCS_06.c XT1 sources ACLK
MSP430F55xx_UCS_07.c FLL+, Output 32kHz Xtal + HF Xtal + Internal DCO
MSP430F55xx_UCS_08.c XT2 sources MCLK & SMCLK
MSP430F55xx_UCS_10.c Software Toggle P1.1 with 25MHz DCO
MSP430F55xx_uscia0_spi_09.c USCI_A0, SPI 3-Wire Master Incremented Data
MSP430F55xx_uscia0_spi_10.c USCI_A0, SPI 3-Wire Slave Data Echo
MSP430F55xx_uscia0_uart_01.c USCI_A0, 115200 UART Echo ISR, DCO SMCLK
MSP430F55xx_uscia0_uart_02.c USCI_A0, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK
MSP430F55xx_uscia0_uart_03.c USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
MSP430F55xx_uscia0_uart_04.c USCI_A0, 9600 UART, SMCLK, LPM0, Echo with over-sampling
MSP430F55xx_uscib0_i2c_04.c USCI_B0 I2C Master RX single bytes from MSP430 Master
MSP430F55xx_uscib0_i2c_05.c USCI_B0 I2C Slave TX single bytes to MSP430 Slave
MSP430F55xx_uscib0_i2c_06.c USCI_B0 I2C Master TX single bytes to MSP430 Slave
MSP430F55xx_uscib0_i2c_07.c USCI_B0 I2C Slave RX single bytes from MSP430 Master
MSP430F55xx_uscib0_i2c_08.c USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
MSP430F55xx_uscib0_i2c_09.c USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
MSP430F55xx_uscib0_i2c_10.c USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
MSP430F55xx_uscib0_i2c_11.c USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
MSP430F55xx_usci_i2c_standard_master.c USCI_B0, I2C Master multiple byte TX/RX
MSP430F55xx_usci_i2c_standard_slave.c USCI_B0, I2C Slave multiple byte TX/RX
MSP430F55xx_usci_spi_standard_master.c USCI_A0, SPI 3-Wire Master multiple byte RX/TX
MSP430F55xx_usci_spi_standard_slave.c USCI_A0, SPI 3-Wire Slave multiple byte RX/TX
MSP430F55xx_usci_uart_standard_transceiver.c USCI_A0, UART Echo received character
MSP430F55xx_WDT_01.c WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK
MSP430F55xx_WDT_02.c WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK
MSP430F55xx_WDT_04.c WDT+ Failsafe Clock, WDT mode, DCO SMCLK
MSP430F55xx_WDT_05.c Reset on Invalid Address fetch, Toggle P1.0
MSP430F55xx_WDT_06.c WDT+ Failsafe Clock, 32kHz ACLK
|
|
